Tag Archives: SiFive

Uncategorized

RISC-V-based Arduino

In their quest to democratize access to custom silicon, SiFive has announced the very first RISC-V-based Arduino just hours before the start of Maker Faire Bay Area 2017.

https://blog.hackster.io/sifive-unveils-the-first-risc-v-based-arduino-a4d07fe7f21f

 

Standard
Uncategorized

SiFive Coreplex IP for RISC-V

RISC-V is a free and open instruction set architecture based on modern design techniques and decades of computer architecture research. With over 60 member companies and a robust software ecosystem, RISC-V is set to be the standard architecture in all modern computing devices, from 32-bit embedded microcontrollers to 64-bit application processors and datacenter accelerators and beyond. SiFive Coreplex IP are the most widely deployed RISC-V cores in the world and are the lowest risk, easiest path to RISC-V. SiFive Coreplex IP are fully synthesizable and verified soft IP implementations that scale across multiple design nodes, making them ideal for your next SoC design.

https://www.sifive.com/products/coreplex-risc-v-ip/

 

Standard
Uncategorized

Another RISC-V project

The other week I pointed out a RISC-V project on CrowdSupply:

https://firmwaresecurity.com/2016/11/23/onchip-has-risc-v-on-crowdsupply/

There’s another one, as Jeremy Bennett Embecosm announced on the Open Source Hardware User Group list:

Another RISC-V project

Hot on the heels OnChip and Open-V of comes

  https://www.crowdsupply.com/sifive/hifive1

I note they have already met their target on the first day (it wasn’t a very hard target).

More info:
http://oshug.org/cgi-bin/mailman/listinfo/oshug

https://github.com/sifive/freedom

https://www.sifive.com/

Standard
Uncategorized

SiFive: new RISC-V-based startup

Rick of EE Times has an article on a new hardware startup using RISC-V (as well as more info on recent RISC-V workshop):

http://www.eetimes.com/document.asp?doc_id=1330086&_mc=sm_eet_editor_rickmerritt
https://www.sifive.com/about/mission/

Home

Standard